Header menu logo issie

TestParser Module

Types

Type Description

ErrorInfoJson

ExtraErrorInfoJson

Input

PortInfo

codegenInput

codegenOutput

Functions and values

Function or value Description

dummyProject

Full Usage: dummyProject

Returns: Project
Returns: Project

errorCheck ast linesIndex src dst

Full Usage: errorCheck ast linesIndex src dst

Parameters:
    ast : VerilogInput
    linesIndex : int list
    src : string
    dst : string

Returns: int
ast : VerilogInput
linesIndex : int list
src : string
dst : string
Returns: int

errorInfoToJson errorInfo

Full Usage: errorInfoToJson errorInfo

Parameters:
Returns: ErrorInfoJson
errorInfo : ErrorInfo
Returns: ErrorInfoJson

executeCommand command1 args1 dst

Full Usage: executeCommand command1 args1 dst

Parameters:
    command1 : string
    args1 : List<string>
    dst : Option<string>

command1 : string
args1 : List<string>
dst : Option<string>

genDriver inputs

Full Usage: genDriver inputs

Parameters:
Returns: string

Generate a top level module for a given DUT, return the Verilog module as a string inputs stores the label and width of each input and output and the width and label of the output ports

inputs : Input
Returns: string

genDriverFiles ()

Full Usage: genDriverFiles ()

Parameters:
    () : unit

() : unit

getSemanticErrors ast linesIndex

Full Usage: getSemanticErrors ast linesIndex

Parameters:
Returns: ErrorInfo list
ast : VerilogInput
linesIndex : int list
Returns: ErrorInfo list

icarusCompile src dst driver

Full Usage: icarusCompile src dst driver

Parameters:
    src : string
    dst : string
    driver : string

src : string
dst : string
driver : string

icarusCompileTestCases ()

Full Usage: icarusCompileTestCases ()

Parameters:
    () : unit

() : unit

icarusRun src dst

Full Usage: icarusRun src dst

Parameters:
    src : string
    dst : string

src : string
dst : string

icarusRunTestCases ()

Full Usage: icarusRunTestCases ()

Parameters:
    () : unit

() : unit

parseFile src dst

Full Usage: parseFile src dst

Parameters:
    src : string
    dst : string

Returns: VerilogInput * int list
src : string
dst : string
Returns: VerilogInput * int list

project

Full Usage: project

Returns: Project
Returns: Project

replaceTypeToString replaceType

Full Usage: replaceTypeToString replaceType

Parameters:
Returns: string
replaceType : ReplaceType
Returns: string

runCodeGenTests arg1

Full Usage: runCodeGenTests arg1

Parameters:
    arg0 : 'a

Returns: int
arg0 : 'a
Returns: int

runCompilerTests arg1

Full Usage: runCompilerTests arg1

Parameters:
    arg0 : 'a

arg0 : 'a

runPerformanceTests ()

Full Usage: runPerformanceTests ()

Parameters:
    () : unit

() : unit

semanticErrorTests arg1

Full Usage: semanticErrorTests arg1

Parameters:
    arg0 : 'a

Returns: int * int
arg0 : 'a
Returns: int * int

simulateAST ast src dst loadedComps

Full Usage: simulateAST ast src dst loadedComps

Parameters:
Returns: int
ast : VerilogInput
src : string
dst : string
loadedComps : LoadedComponent list
Returns: int

standardDev list

Full Usage: standardDev list

Parameters:
    list : float list

Returns: float
list : float list
Returns: float

stringAppend str1 str2

Full Usage: stringAppend str1 str2

Parameters:
    str1 : string
    str2 : string

Returns: string
str1 : string
str2 : string
Returns: string

stringToReplaceType replaceType

Full Usage: stringToReplaceType replaceType

Parameters:
    replaceType : string

Returns: ReplaceType
replaceType : string
Returns: ReplaceType

testInput

Full Usage: testInput

Returns: Input
Returns: Input

unzip5 lst

Full Usage: unzip5 lst

Parameters:
    lst : ('a * 'b * 'c * 'd * 'e) list

Returns: 'a list * 'b list * 'c list * 'd list * 'e list
lst : ('a * 'b * 'c * 'd * 'e) list
Returns: 'a list * 'b list * 'c list * 'd list * 'e list

Type something to start searching.